audk/UefiCpuPkg/ResetVector/Vtf0/X64/PageTables1G.asm

54 lines
1.5 KiB
NASM

;------------------------------------------------------------------------------
; @file
; Emits Page Tables for 1:1 mapping of the addresses 0 - 0x8000000000 (512GB)
;
; Copyright (c) 2021, Intel Corporation. All rights reserved.<BR>
; SPDX-License-Identifier: BSD-2-Clause-Patent
; Linear-Address Translation to a 1-GByte Page
;
;------------------------------------------------------------------------------
BITS 64
%define ALIGN_TOP_TO_4K_FOR_PAGING
%define PAGE_PDP_ATTR (PAGE_ACCESSED + \
PAGE_READ_WRITE + \
PAGE_PRESENT)
%define PAGE_PDP_1G_ATTR (PAGE_ACCESSED + \
PAGE_READ_WRITE + \
PAGE_DIRTY + \
PAGE_PRESENT + \
PAGE_SIZE)
%define PGTBLS_OFFSET(x) ((x) - TopLevelPageDirectory)
%define PGTBLS_ADDR(x) (ADDR_OF(TopLevelPageDirectory) + (x))
%define PDP(offset) (ADDR_OF(TopLevelPageDirectory) + (offset) + \
PAGE_PDP_ATTR)
%define PDP_1G(x) ((x << 30) + PAGE_PDP_1G_ATTR)
ALIGN 16
TopLevelPageDirectory:
;
; Top level Page Directory Pointers (1 * 512GB entry)
;
DQ PDP(0x1000)
TIMES 0x1000-PGTBLS_OFFSET($) DB 0
;
; Next level Page Directory Pointers (512 * 1GB entries => 512GB)
;
%assign i 0
%rep 512
DQ PDP_1G(i)
%assign i i+1
%endrep
TIMES 0x2000-PGTBLS_OFFSET($) DB 0
EndOfPageTables: