audk/OvmfPkg/ResetVector
Gerd Hoffmann 275d0a39c4 OvmfPkg/ResetVector: wire up 5-level paging for TDX
BSP workflow is quite simliar to the non-coco case.

TDX_WORK_AREA_PGTBL_READY is used to record the paging mode:
  1 == 4-level paging
  2 == 5-level paging

APs will look at TDX_WORK_AREA_PGTBL_READY to figure whenever
they should enable 5-level paging or not.

Signed-off-by: Gerd Hoffmann <kraxel@redhat.com>
Message-Id: <20240301074402.98625-9-kraxel@redhat.com>
Reviewed-by: Laszlo Ersek <lersek@redhat.com>
[lersek@redhat.com: move "CheckForSev:" label into "%if PG_5_LEVEL" scope,
 as discussed with Gerd]
Cc: Jiewen Yao <jiewen.yao@intel.com>
Cc: Oliver Steffen <osteffen@redhat.com>
Cc: Michael Roth <michael.roth@amd.com>
Cc: Erdem Aktas <erdemaktas@google.com>
Cc: Min Xu <min.m.xu@intel.com>
Cc: Ard Biesheuvel <ardb+tianocore@kernel.org>
Cc: Tom Lendacky <thomas.lendacky@amd.com>
[lersek@redhat.com: turn the "Cc:" message headers from Gerd's on-list
 posting into "Cc:" tags in the commit message, in order to pacify
 "PatchCheck.py"]
2024-03-01 18:47:27 +00:00
..
Ia16 OvmfPkg: Remove applicationProcessorEntryPoint 2023-09-18 02:39:25 +00:00
Ia32 OvmfPkg/ResetVector: wire up 5-level paging for TDX 2024-03-01 18:47:27 +00:00
X64 OvmfPkg/ResetVector: Define SNP metadata for kernel hashes 2023-11-28 12:13:03 +00:00
Main.asm OvmfPkg: Make an Ia32/X64 hybrid build work with SEV 2022-05-20 06:29:34 +00:00
QemuDebugCon.asm OvmfPkg/ResetVector: send post codes to qemu debug console 2024-01-29 20:53:55 +00:00
ResetVector.inf OvmfPkg/ResetVector: add 5-level paging support 2024-03-01 18:47:27 +00:00
ResetVector.nasmb OvmfPkg/ResetVector: add 5-level paging support 2024-03-01 18:47:27 +00:00