mirror of https://github.com/acidanthera/audk.git
404250c8f7
When trying to get page table base, if mInternalCr3 is zero, it will use the page table from CR3, and reflect the page table depth by CR4 LA57 bit. If mInternalCr3 is non zero, it will use the page table from mInternalCr3 and reflect the page table depth of mInternalCr3 at same time. In the case of X64, we use m5LevelPagingNeeded to reflect the depth of the page table. And in the case of IA32, it will not the page table depth information. This patch is a bug fix when enable CET feature with 5 level paging. The SMM page tables are allocated / initialized in PiCpuSmmEntry(). When CET is enabled, PiCpuSmmEntry() must further modify the attribute of shadow stack pages. This page table is not set to CR3 in PiCpuSmmEntry(). So the page table base address is set to mInternalCr3 for modifty the page table attribute. It could not use CR4 LA57 bit to reflect the page table depth for mInternalCr3. So we create a architecture-specific implementation GetPageTable() with 2 output parameters. One parameter is used to output the page table address. Another parameter is used to reflect if it is 5 level paging or not. REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3015 Signed-off-by: Sheng Wei <w.sheng@intel.com> Cc: Eric Dong <eric.dong@intel.com> Cc: Ray Ni <ray.ni@intel.com> Cc: Laszlo Ersek <lersek@redhat.com> Cc: Rahul Kumar <rahul1.kumar@intel.com> Cc: Jiewen Yao <jiewen.yao@intel.com> Reviewed-by: Laszlo Ersek <lersek@redhat.com> Reviewed-by: Eric Dong <eric.dong@intel.com> |
||
|---|---|---|
| .. | ||
| Ia32 | ||
| X64 | ||
| CpuS3.c | ||
| CpuService.c | ||
| CpuService.h | ||
| MpService.c | ||
| PiSmmCpuDxeSmm.c | ||
| PiSmmCpuDxeSmm.h | ||
| PiSmmCpuDxeSmm.inf | ||
| PiSmmCpuDxeSmm.uni | ||
| PiSmmCpuDxeSmmExtra.uni | ||
| SmmCpuMemoryManagement.c | ||
| SmmMp.c | ||
| SmmMp.h | ||
| SmmProfile.c | ||
| SmmProfile.h | ||
| SmmProfileInternal.h | ||
| SmramSaveState.c | ||
| SyncTimer.c | ||