mirror of https://github.com/acidanthera/audk.git
108 lines
2.8 KiB
Plaintext
108 lines
2.8 KiB
Plaintext
#/** @file
|
|
# platform configuration file.
|
|
#
|
|
# Copyright (c) 2012 - 2016, Intel Corporation. All rights reserved.<BR>
|
|
#
|
|
|
|
# SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
#
|
|
|
|
#
|
|
#**/
|
|
|
|
#
|
|
# TRUE is ENABLE. FASLE is DISABLE.
|
|
#
|
|
|
|
#
|
|
# FSP selection
|
|
#
|
|
DEFINE MINNOW2_FSP_BUILD = FALSE
|
|
|
|
|
|
DEFINE SCSI_ENABLE = TRUE
|
|
|
|
|
|
#
|
|
# To enable extra configuration for clk gen
|
|
#
|
|
DEFINE CLKGEN_CONFIG_EXTRA_ENABLE=TRUE
|
|
|
|
#
|
|
# Feature selection
|
|
#
|
|
|
|
#
|
|
# Select system timer which is used to produce Timer Arch Protocol:
|
|
# TRUE - HPET timer is used.
|
|
# FALSE - 8254 timer is used.
|
|
#
|
|
DEFINE USE_HPET_TIMER = TRUE
|
|
|
|
|
|
#
|
|
# Feature selection
|
|
#
|
|
|
|
DEFINE TPM_ENABLED = FALSE
|
|
|
|
DEFINE ACPI50_ENABLE = TRUE
|
|
DEFINE PERFORMANCE_ENABLE = FALSE
|
|
|
|
|
|
DEFINE LFMA_ENABLE = FALSE # Load module at fixed address feature
|
|
DEFINE DXE_COMPRESS_ENABLE = TRUE
|
|
DEFINE DXE_CRC32_SECTION_ENABLE = TRUE
|
|
DEFINE SSE2_ENABLE = FALSE
|
|
|
|
DEFINE SECURE_BOOT_ENABLE = TRUE
|
|
DEFINE USER_IDENTIFICATION_ENABLE = FALSE
|
|
DEFINE VARIABLE_INFO_ENABLE = FALSE
|
|
DEFINE S3_ENABLE = TRUE
|
|
DEFINE CAPSULE_ENABLE = TRUE
|
|
DEFINE CAPSULE_RESET_ENABLE = TRUE
|
|
DEFINE RECOVERY_ENABLE = FALSE
|
|
DEFINE MICOCODE_CAPSULE_ENABLE = TRUE
|
|
|
|
DEFINE GOP_DRIVER_ENABLE = TRUE
|
|
DEFINE DATAHUB_ENABLE = TRUE
|
|
DEFINE DATAHUB_STATUS_CODE_ENABLE = TRUE
|
|
DEFINE USB_ENABLE = TRUE
|
|
|
|
DEFINE ISA_SERIAL_STATUS_CODE_ENABLE = TRUE
|
|
DEFINE USB_SERIAL_STATUS_CODE_ENABLE = FALSE
|
|
DEFINE RAM_SERIAL_STATUS_CODE_ENABLE = FALSE
|
|
|
|
DEFINE ENBDT_S3_SUPPORT = TRUE
|
|
|
|
DEFINE LZMA_ENABLE = TRUE
|
|
DEFINE S4_ENABLE = TRUE
|
|
DEFINE NETWORK_ENABLE = TRUE
|
|
DEFINE NETWORK_IP6_ENABLE = TRUE
|
|
DEFINE NETWORK_ISCSI_ENABLE = FALSE
|
|
DEFINE NETWORK_VLAN_ENABLE = FALSE
|
|
|
|
DEFINE SATA_ENABLE = TRUE
|
|
DEFINE PCIESC_ENABLE = TRUE
|
|
|
|
#
|
|
# Enable source level debug default
|
|
#
|
|
DEFINE SOURCE_DEBUG_ENABLE = FALSE
|
|
|
|
#
|
|
# Capsule Pubic Certificate. Default is EDK_TEST. Options are:
|
|
# SAMPLE_DEVELOPMENT - Only signtool SAMPLE_DEVELOPMENT
|
|
# SAMPLE_DEVELOPMENT_SAMPLE_PRODUCTION - Both signtool SAMPLE_DEVELOPMENT and SAMPLE_PRODUCTION
|
|
# EDKII_TEST - Only openssl EDK II test certificate
|
|
# NEW_ROOT - Only openssl new VLV2 certificate
|
|
#
|
|
DEFINE CAPSULE_PKCS7_CERT = EDKII_TEST
|
|
|
|
#
|
|
# Define ESRT GUIDs for Firmware Management Protocol instances
|
|
#
|
|
DEFINE FMP_MINNOW_MAX_SYSTEM = 4096267b-da0a-42eb-b5eb-fef31d207cb4
|
|
DEFINE FMP_RED_SAMPLE_DEVICE = 72E2945A-00DA-448E-9AA7-075AD840F9D4
|
|
DEFINE FMP_BLUE_SAMPLE_DEVICE = 149DA854-7D19-4FAA-A91E-862EA1324BE6
|
|
DEFINE FMP_GREEN_SAMPLE_DEVICE = 79179BFD-704D-4C90-9E02-0AB8D968C18A
|