mirror of https://github.com/acidanthera/audk.git
6e275c613e
Given that these days, our ARM port only supports ARMv7 and later, we can assume that the page table walker's memory accesses are cache coherent, and so there is no need to perform cache maintenance. It does require the page tables themselves to reside in memory mapped as writeback cacheable so ASSERT() that this is the case. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org> |
||
|---|---|---|
| .. | ||
| ArmLibSupport.S | ||
| ArmLibSupport.asm | ||
| ArmLibSupportV7.S | ||
| ArmLibSupportV7.asm | ||
| ArmV7ArchTimerSupport.S | ||
| ArmV7ArchTimerSupport.asm | ||
| ArmV7Lib.c | ||
| ArmV7Lib.h | ||
| ArmV7Support.S | ||
| ArmV7Support.asm | ||