mirror of
https://github.com/acidanthera/audk.git
synced 2025-07-17 10:44:24 +02:00
0acd869796
https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Eric Dong <eric.dong@intel.com> Reviewed-by: Ray Ni <ray.ni@intel.com>
96 lines
3.5 KiB
C
96 lines
3.5 KiB
C
/** @file
|
|
Pending Break feature.
|
|
|
|
Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
|
|
|
**/
|
|
|
|
#include "CpuCommonFeatures.h"
|
|
|
|
/**
|
|
Detects if Pending Break feature supported on current processor.
|
|
|
|
@param[in] ProcessorNumber The index of the CPU executing this function.
|
|
@param[in] CpuInfo A pointer to the REGISTER_CPU_FEATURE_INFORMATION
|
|
structure for the CPU executing this function.
|
|
@param[in] ConfigData A pointer to the configuration buffer returned
|
|
by CPU_FEATURE_GET_CONFIG_DATA. NULL if
|
|
CPU_FEATURE_GET_CONFIG_DATA was not provided in
|
|
RegisterCpuFeature().
|
|
|
|
@retval TRUE Pending Break feature is supported.
|
|
@retval FALSE Pending Break feature is not supported.
|
|
|
|
@note This service could be called by BSP/APs.
|
|
**/
|
|
BOOLEAN
|
|
EFIAPI
|
|
PendingBreakSupport (
|
|
IN UINTN ProcessorNumber,
|
|
IN REGISTER_CPU_FEATURE_INFORMATION *CpuInfo,
|
|
IN VOID *ConfigData OPTIONAL
|
|
)
|
|
{
|
|
if (IS_ATOM_PROCESSOR (CpuInfo->DisplayFamily, CpuInfo->DisplayModel) ||
|
|
IS_CORE2_PROCESSOR (CpuInfo->DisplayFamily, CpuInfo->DisplayModel) ||
|
|
IS_CORE_PROCESSOR (CpuInfo->DisplayFamily, CpuInfo->DisplayModel) ||
|
|
IS_PENTIUM_4_PROCESSOR (CpuInfo->DisplayFamily, CpuInfo->DisplayModel) ||
|
|
IS_PENTIUM_M_PROCESSOR (CpuInfo->DisplayFamily, CpuInfo->DisplayModel)) {
|
|
return (CpuInfo->CpuIdVersionInfoEdx.Bits.PBE == 1);
|
|
}
|
|
return FALSE;
|
|
}
|
|
|
|
/**
|
|
Initializes Pending Break feature to specific state.
|
|
|
|
@param[in] ProcessorNumber The index of the CPU executing this function.
|
|
@param[in] CpuInfo A pointer to the REGISTER_CPU_FEATURE_INFORMATION
|
|
structure for the CPU executing this function.
|
|
@param[in] ConfigData A pointer to the configuration buffer returned
|
|
by CPU_FEATURE_GET_CONFIG_DATA. NULL if
|
|
CPU_FEATURE_GET_CONFIG_DATA was not provided in
|
|
RegisterCpuFeature().
|
|
@param[in] State If TRUE, then the Pending Break feature must be enabled.
|
|
If FALSE, then the Pending Break feature must be disabled.
|
|
|
|
@retval RETURN_SUCCESS Pending Break feature is initialized.
|
|
|
|
@note This service could be called by BSP only.
|
|
**/
|
|
RETURN_STATUS
|
|
EFIAPI
|
|
PendingBreakInitialize (
|
|
IN UINTN ProcessorNumber,
|
|
IN REGISTER_CPU_FEATURE_INFORMATION *CpuInfo,
|
|
IN VOID *ConfigData, OPTIONAL
|
|
IN BOOLEAN State
|
|
)
|
|
{
|
|
//
|
|
// The scope of the MSR_ATOM_IA32_MISC_ENABLE is core for below processor type, only program
|
|
// MSR_ATOM_IA32_MISC_ENABLE for thread 0 in each core.
|
|
//
|
|
// Support function has check the processer type for this feature, no need to check again
|
|
// here.
|
|
//
|
|
if (CpuInfo->ProcessorInfo.Location.Thread != 0) {
|
|
return RETURN_SUCCESS;
|
|
}
|
|
|
|
//
|
|
// ATOM, CORE2, CORE, PENTIUM_4 and IS_PENTIUM_M_PROCESSOR have the same MSR index,
|
|
// Simply use MSR_ATOM_IA32_MISC_ENABLE here
|
|
//
|
|
CPU_REGISTER_TABLE_WRITE_FIELD (
|
|
ProcessorNumber,
|
|
Msr,
|
|
MSR_ATOM_IA32_MISC_ENABLE,
|
|
MSR_ATOM_IA32_MISC_ENABLE_REGISTER,
|
|
Bits.FERR,
|
|
(State) ? 1 : 0
|
|
);
|
|
return RETURN_SUCCESS;
|
|
}
|