mirror of https://github.com/acidanthera/audk.git
48edf6be7f
pl011 releases earlier than r1p5 has a fifo depth of 16 bytes, whereas version r1p5 upwards has a fifo depth of 32 bytes. The pl011 driver was hardwired to 32 byte depth, causing dropped characters on some platforms (including default settings on FVP Base and Foundation models). Update driver to select 16 or 32 on port initialization by checking the component revision. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Leif Lindholm <leif.lindholm@linaro.org> Reviewed-by: Olivier Martin <olivier.martin@arm.com> git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@16656 6f19259b-4bc3-4df7-8a09-765794883524 |
||
|---|---|---|
| .. | ||
| ArmTrustzone.h | ||
| HdLcd.h | ||
| PL011Uart.h | ||
| PL031RealTimeClock.h | ||
| PL35xSmc.h | ||
| PL061Gpio.h | ||
| PL111Lcd.h | ||
| PL301Axi.h | ||
| PL310L2Cache.h | ||
| PL341Dmc.h | ||
| SP804Timer.h | ||
| SP805Watchdog.h | ||