mirror of https://github.com/acidanthera/audk.git
134 lines
5.8 KiB
C
134 lines
5.8 KiB
C
/** @file
|
|
* Header defining Versatile Express constants (Base addresses, sizes, flags)
|
|
*
|
|
* Copyright (c) 2011, ARM Limited. All rights reserved.
|
|
*
|
|
* This program and the accompanying materials
|
|
* are licensed and made available under the terms and conditions of the BSD License
|
|
* which accompanies this distribution. The full text of the license may be found at
|
|
* http://opensource.org/licenses/bsd-license.php
|
|
*
|
|
* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
*
|
|
**/
|
|
|
|
#ifndef __ARM_VEXPRESS_H__
|
|
#define __ARM_VEXPRESS_H__
|
|
|
|
#include <Base.h>
|
|
#include <VExpressMotherBoard.h>
|
|
|
|
/***********************************************************************************
|
|
// Platform Memory Map
|
|
************************************************************************************/
|
|
|
|
// Can be NOR0, NOR1, DRAM
|
|
#define ARM_VE_REMAP_BASE 0x00000000
|
|
#define ARM_VE_REMAP_SZ SIZE_64MB
|
|
|
|
// Motherboard Peripheral and On-chip peripheral
|
|
#define ARM_VE_SMB_MB_ON_CHIP_PERIPH_BASE 0x10000000
|
|
#define ARM_VE_SMB_MB_ON_CHIP_PERIPH_SZ SIZE_256MB
|
|
#define ARM_VE_BOARD_PERIPH_BASE 0x10000000
|
|
#define ARM_VE_CHIP_PERIPH_BASE 0x10020000
|
|
|
|
// SMC
|
|
#define ARM_VE_SMC_BASE 0x40000000
|
|
#define ARM_VE_SMC_SZ 0x1C000000
|
|
|
|
// NOR Flash 1
|
|
#define ARM_VE_SMB_NOR0_BASE 0x40000000
|
|
#define ARM_VE_SMB_NOR0_SZ SIZE_64MB
|
|
// NOR Flash 2
|
|
#define ARM_VE_SMB_NOR1_BASE 0x44000000
|
|
#define ARM_VE_SMB_NOR1_SZ SIZE_64MB
|
|
// SRAM
|
|
#define ARM_VE_SMB_SRAM_BASE 0x48000000
|
|
#define ARM_VE_SMB_SRAM_SZ SIZE_32MB
|
|
// USB, Ethernet, VRAM
|
|
#define ARM_VE_SMB_PERIPH_BASE 0x4C000000
|
|
#define PL111_CLCD_VRAM_MOTHERBOARD_BASE ARM_VE_SMB_PERIPH_BASE
|
|
#define ARM_VE_SMB_PERIPH_SZ SIZE_64MB
|
|
|
|
// DRAM
|
|
#define ARM_VE_DRAM_BASE PcdGet32 (PcdSystemMemoryBase)
|
|
#define ARM_VE_DRAM_SZ PcdGet32 (PcdSystemMemorySize)
|
|
// Inside the DRAM we allocate a section for the VRAM (Video RAM)
|
|
#define LCD_VRAM_CORE_TILE_BASE 0x64000000
|
|
|
|
// External AXI between daughterboards (Logic Tile)
|
|
#define ARM_VE_EXT_AXI_BASE 0xE0000000
|
|
#define ARM_VE_EXT_AXI_SZ 0x20000000 /* 512 MB */
|
|
|
|
|
|
/***********************************************************************************
|
|
Core Tile memory-mapped Peripherals
|
|
************************************************************************************/
|
|
|
|
// PL111 Colour LCD Controller - core tile
|
|
#define PL111_CLCD_CORE_TILE_BASE (ARM_VE_BOARD_PERIPH_BASE + 0x20000)
|
|
|
|
// PL341 Dynamic Memory Controller Base
|
|
#define ARM_VE_DMC_BASE (ARM_VE_BOARD_PERIPH_BASE + 0xE0000)
|
|
|
|
// PL354 Static Memory Controller Base
|
|
#define ARM_VE_SMC_CTRL_BASE (ARM_VE_BOARD_PERIPH_BASE + 0xE1000)
|
|
|
|
// System Configuration Controller register Base addresses
|
|
//#define ARM_VE_SYS_CFG_CTRL_BASE (ARM_VE_BOARD_PERIPH_BASE + 0xE2000)
|
|
#define ARM_VE_SYS_CFGRW0_REG (ARM_VE_BOARD_PERIPH_BASE + 0xE2000)
|
|
#define ARM_VE_SYS_CFGRW1_REG (ARM_VE_BOARD_PERIPH_BASE + 0xE2004)
|
|
#define ARM_VE_SYS_CFGRW2_REG (ARM_VE_BOARD_PERIPH_BASE + 0xE2008)
|
|
|
|
#define ARM_PLATFORM_SCC_BASE ARM_VE_SYS_CFGRW0_REG
|
|
|
|
// SP805 Watchdog on Cortex A9 core tile
|
|
#define SP805_WDOG_CORE_TILE_BASE (ARM_VE_BOARD_PERIPH_BASE + 0xE5000)
|
|
|
|
// BP147 TZPC Base Address
|
|
#define ARM_VE_TZPC_BASE (ARM_VE_BOARD_PERIPH_BASE + 0xE6000)
|
|
|
|
// PL301 Fast AXI Base Address
|
|
#define ARM_VE_FAXI_BASE (ARM_VE_BOARD_PERIPH_BASE + 0xE9000)
|
|
|
|
// TZASC Trust Zone Address Space Controller Base Address
|
|
#define ARM_VE_TZASC_BASE (ARM_VE_BOARD_PERIPH_BASE + 0xEC000)
|
|
|
|
// PL310 L2x0 Cache Controller Base Address
|
|
//#define ARM_VE_L2x0_CTLR_BASE 0x1E00A000
|
|
|
|
/***********************************************************************************
|
|
Peripherals' misc settings
|
|
************************************************************************************/
|
|
|
|
#define ARM_VE_CFGRW1_TZASC_EN_BIT_MASK 0x2000
|
|
#define ARM_VE_CFGRW1_REMAP_NOR0 0
|
|
#define ARM_VE_CFGRW1_REMAP_NOR1 (1 << 28)
|
|
#define ARM_VE_CFGRW1_REMAP_EXT_AXI (1 << 29)
|
|
#define ARM_VE_CFGRW1_REMAP_DRAM (1 << 30)
|
|
|
|
// TZASC - Other settings
|
|
#define ARM_VE_DECPROT_BIT_TZPC (1 << 6)
|
|
#define ARM_VE_DECPROT_BIT_DMC_TZASC (1 << 11)
|
|
#define ARM_VE_DECPROT_BIT_NMC_TZASC (1 << 12)
|
|
#define ARM_VE_DECPROT_BIT_SMC_TZASC (1 << 13)
|
|
#define ARM_VE_DECPROT_BIT_EXT_MAST_TZ (1)
|
|
#define ARM_VE_DECPROT_BIT_DMC_TZASC_LOCK (1 << 3)
|
|
#define ARM_VE_DECPROT_BIT_NMC_TZASC_LOCK (1 << 4)
|
|
#define ARM_VE_DECPROT_BIT_SMC_TZASC_LOCK (1 << 5)
|
|
|
|
/***********************************************************************************
|
|
// EFI Memory Map in Permanent Memory (DRAM)
|
|
************************************************************************************/
|
|
|
|
// This region is allocated at the bottom of the DRAM. It will be used
|
|
// for fixed address allocations such as Vector Table
|
|
#define ARM_VE_EFI_FIX_ADDRESS_REGION_SZ SIZE_8MB
|
|
|
|
// This region is the memory declared to PEI as permanent memory for PEI
|
|
// and DXE. EFI stacks and heaps will be declared in this region.
|
|
#define ARM_VE_EFI_MEMORY_REGION_SZ SIZE_256MB
|
|
|
|
#endif
|