2013-07-18 20:07:46 +02:00
|
|
|
/** @file
|
|
|
|
|
2020-12-22 11:09:51 +01:00
|
|
|
Copyright (c) 2012 - 2021, Arm Limited. All rights reserved.<BR>
|
2013-07-18 20:07:46 +02:00
|
|
|
|
2019-04-04 01:03:18 +02:00
|
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
2013-07-18 20:07:46 +02:00
|
|
|
|
|
|
|
**/
|
|
|
|
|
2020-12-22 11:09:51 +01:00
|
|
|
#ifndef ARM_CORTEX_A5X_H_
|
|
|
|
#define ARM_CORTEX_A5X_H_
|
2013-07-18 20:07:46 +02:00
|
|
|
|
|
|
|
//
|
|
|
|
// Cortex A5x feature bit definitions
|
|
|
|
//
|
|
|
|
#define A5X_FEATURE_SMP (1 << 6)
|
|
|
|
|
2014-03-26 20:32:48 +01:00
|
|
|
//
|
|
|
|
// Helper functions to access CPU Extended Control Register
|
|
|
|
//
|
|
|
|
UINT64
|
|
|
|
EFIAPI
|
|
|
|
ArmReadCpuExCr (
|
|
|
|
VOID
|
|
|
|
);
|
|
|
|
|
|
|
|
VOID
|
|
|
|
EFIAPI
|
|
|
|
ArmWriteCpuExCr (
|
|
|
|
IN UINT64 Val
|
|
|
|
);
|
|
|
|
|
|
|
|
VOID
|
|
|
|
EFIAPI
|
|
|
|
ArmSetCpuExCrBit (
|
|
|
|
IN UINT64 Bits
|
|
|
|
);
|
|
|
|
|
|
|
|
VOID
|
|
|
|
EFIAPI
|
|
|
|
ArmUnsetCpuExCrBit (
|
|
|
|
IN UINT64 Bits
|
|
|
|
);
|
|
|
|
|
2020-12-22 11:09:51 +01:00
|
|
|
#endif // ARM_CORTEX_A5X_H_
|