2009-05-27 23:09:47 +02:00
|
|
|
/** @file
|
|
|
|
CPU DXE Module.
|
|
|
|
|
2012-05-18 22:29:14 +02:00
|
|
|
Copyright (c) 2008 - 2012, Intel Corporation. All rights reserved.<BR>
|
2010-04-24 14:25:26 +02:00
|
|
|
This program and the accompanying materials
|
2009-05-27 23:09:47 +02:00
|
|
|
are licensed and made available under the terms and conditions of the BSD License
|
|
|
|
which accompanies this distribution. The full text of the license may be found at
|
|
|
|
http://opensource.org/licenses/bsd-license.php
|
|
|
|
|
|
|
|
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
|
|
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
|
|
|
|
|
|
**/
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
#ifndef _CPU_DXE_H_
|
|
|
|
#define _CPU_DXE_H_
|
2009-05-27 23:09:47 +02:00
|
|
|
|
|
|
|
#include <PiDxe.h>
|
|
|
|
|
|
|
|
#include <Protocol/Cpu.h>
|
|
|
|
|
|
|
|
#include <Library/UefiDriverEntryPoint.h>
|
|
|
|
#include <Library/UefiBootServicesTableLib.h>
|
|
|
|
#include <Library/DxeServicesTableLib.h>
|
|
|
|
#include <Library/BaseLib.h>
|
|
|
|
#include <Library/CpuLib.h>
|
|
|
|
#include <Library/BaseMemoryLib.h>
|
|
|
|
#include <Library/MemoryAllocationLib.h>
|
|
|
|
#include <Library/DebugLib.h>
|
|
|
|
#include <Library/MtrrLib.h>
|
2012-05-18 22:29:14 +02:00
|
|
|
#include <Library/LocalApicLib.h>
|
2012-07-06 07:49:53 +02:00
|
|
|
#include <Library/UefiCpuLib.h>
|
2011-06-17 01:28:16 +02:00
|
|
|
#include <Guid/IdleLoopEvent.h>
|
2009-05-27 23:09:47 +02:00
|
|
|
|
|
|
|
//
|
|
|
|
//
|
|
|
|
//
|
|
|
|
#define INTERRUPT_VECTOR_NUMBER 256
|
|
|
|
|
|
|
|
#define EFI_MEMORY_CACHETYPE_MASK (EFI_MEMORY_UC | \
|
|
|
|
EFI_MEMORY_WC | \
|
|
|
|
EFI_MEMORY_WT | \
|
|
|
|
EFI_MEMORY_WB | \
|
|
|
|
EFI_MEMORY_UCE \
|
|
|
|
)
|
|
|
|
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
/**
|
|
|
|
Flush CPU data cache. If the instruction cache is fully coherent
|
|
|
|
with all DMA operations then function can just return EFI_SUCCESS.
|
|
|
|
|
|
|
|
@param This Protocol instance structure
|
|
|
|
@param Start Physical address to start flushing from.
|
|
|
|
@param Length Number of bytes to flush. Round up to chipset
|
|
|
|
granularity.
|
|
|
|
@param FlushType Specifies the type of flush operation to perform.
|
|
|
|
|
|
|
|
@retval EFI_SUCCESS If cache was flushed
|
|
|
|
@retval EFI_UNSUPPORTED If flush type is not supported.
|
|
|
|
@retval EFI_DEVICE_ERROR If requested range could not be flushed.
|
|
|
|
|
|
|
|
**/
|
2009-05-27 23:09:47 +02:00
|
|
|
EFI_STATUS
|
|
|
|
EFIAPI
|
|
|
|
CpuFlushCpuDataCache (
|
|
|
|
IN EFI_CPU_ARCH_PROTOCOL *This,
|
|
|
|
IN EFI_PHYSICAL_ADDRESS Start,
|
|
|
|
IN UINT64 Length,
|
|
|
|
IN EFI_CPU_FLUSH_TYPE FlushType
|
|
|
|
);
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
/**
|
|
|
|
Enables CPU interrupts.
|
|
|
|
|
|
|
|
@param This Protocol instance structure
|
|
|
|
|
|
|
|
@retval EFI_SUCCESS If interrupts were enabled in the CPU
|
|
|
|
@retval EFI_DEVICE_ERROR If interrupts could not be enabled on the CPU.
|
|
|
|
|
|
|
|
**/
|
2009-05-27 23:09:47 +02:00
|
|
|
EFI_STATUS
|
|
|
|
EFIAPI
|
|
|
|
CpuEnableInterrupt (
|
|
|
|
IN EFI_CPU_ARCH_PROTOCOL *This
|
|
|
|
);
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
/**
|
|
|
|
Disables CPU interrupts.
|
|
|
|
|
|
|
|
@param This Protocol instance structure
|
|
|
|
|
|
|
|
@retval EFI_SUCCESS If interrupts were disabled in the CPU.
|
|
|
|
@retval EFI_DEVICE_ERROR If interrupts could not be disabled on the CPU.
|
|
|
|
|
|
|
|
**/
|
2009-05-27 23:09:47 +02:00
|
|
|
EFI_STATUS
|
|
|
|
EFIAPI
|
|
|
|
CpuDisableInterrupt (
|
|
|
|
IN EFI_CPU_ARCH_PROTOCOL *This
|
|
|
|
);
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
/**
|
|
|
|
Return the state of interrupts.
|
|
|
|
|
|
|
|
@param This Protocol instance structure
|
|
|
|
@param State Pointer to the CPU's current interrupt state
|
|
|
|
|
|
|
|
@retval EFI_SUCCESS If interrupts were disabled in the CPU.
|
|
|
|
@retval EFI_INVALID_PARAMETER State is NULL.
|
|
|
|
|
|
|
|
**/
|
2009-05-27 23:09:47 +02:00
|
|
|
EFI_STATUS
|
|
|
|
EFIAPI
|
|
|
|
CpuGetInterruptState (
|
|
|
|
IN EFI_CPU_ARCH_PROTOCOL *This,
|
|
|
|
OUT BOOLEAN *State
|
|
|
|
);
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
/**
|
|
|
|
Generates an INIT to the CPU.
|
|
|
|
|
|
|
|
@param This Protocol instance structure
|
|
|
|
@param InitType Type of CPU INIT to perform
|
|
|
|
|
|
|
|
@retval EFI_SUCCESS If CPU INIT occurred. This value should never be
|
|
|
|
seen.
|
|
|
|
@retval EFI_DEVICE_ERROR If CPU INIT failed.
|
|
|
|
@retval EFI_UNSUPPORTED Requested type of CPU INIT not supported.
|
|
|
|
|
|
|
|
**/
|
2009-05-27 23:09:47 +02:00
|
|
|
EFI_STATUS
|
|
|
|
EFIAPI
|
|
|
|
CpuInit (
|
|
|
|
IN EFI_CPU_ARCH_PROTOCOL *This,
|
|
|
|
IN EFI_CPU_INIT_TYPE InitType
|
|
|
|
);
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
/**
|
|
|
|
Registers a function to be called from the CPU interrupt handler.
|
|
|
|
|
|
|
|
@param This Protocol instance structure
|
|
|
|
@param InterruptType Defines which interrupt to hook. IA-32
|
|
|
|
valid range is 0x00 through 0xFF
|
|
|
|
@param InterruptHandler A pointer to a function of type
|
|
|
|
EFI_CPU_INTERRUPT_HANDLER that is called
|
|
|
|
when a processor interrupt occurs. A null
|
|
|
|
pointer is an error condition.
|
|
|
|
|
|
|
|
@retval EFI_SUCCESS If handler installed or uninstalled.
|
|
|
|
@retval EFI_ALREADY_STARTED InterruptHandler is not NULL, and a handler
|
|
|
|
for InterruptType was previously installed.
|
|
|
|
@retval EFI_INVALID_PARAMETER InterruptHandler is NULL, and a handler for
|
|
|
|
InterruptType was not previously installed.
|
|
|
|
@retval EFI_UNSUPPORTED The interrupt specified by InterruptType
|
|
|
|
is not supported.
|
|
|
|
|
|
|
|
**/
|
2009-05-27 23:09:47 +02:00
|
|
|
EFI_STATUS
|
|
|
|
EFIAPI
|
|
|
|
CpuRegisterInterruptHandler (
|
|
|
|
IN EFI_CPU_ARCH_PROTOCOL *This,
|
|
|
|
IN EFI_EXCEPTION_TYPE InterruptType,
|
|
|
|
IN EFI_CPU_INTERRUPT_HANDLER InterruptHandler
|
|
|
|
);
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
/**
|
|
|
|
Returns a timer value from one of the CPU's internal timers. There is no
|
|
|
|
inherent time interval between ticks but is a function of the CPU frequency.
|
|
|
|
|
|
|
|
@param This - Protocol instance structure.
|
|
|
|
@param TimerIndex - Specifies which CPU timer is requested.
|
|
|
|
@param TimerValue - Pointer to the returned timer value.
|
|
|
|
@param TimerPeriod - A pointer to the amount of time that passes
|
|
|
|
in femtoseconds (10-15) for each increment
|
|
|
|
of TimerValue. If TimerValue does not
|
|
|
|
increment at a predictable rate, then 0 is
|
|
|
|
returned. The amount of time that has
|
|
|
|
passed between two calls to GetTimerValue()
|
|
|
|
can be calculated with the formula
|
|
|
|
(TimerValue2 - TimerValue1) * TimerPeriod.
|
|
|
|
This parameter is optional and may be NULL.
|
|
|
|
|
|
|
|
@retval EFI_SUCCESS - If the CPU timer count was returned.
|
|
|
|
@retval EFI_UNSUPPORTED - If the CPU does not have any readable timers.
|
|
|
|
@retval EFI_DEVICE_ERROR - If an error occurred while reading the timer.
|
|
|
|
@retval EFI_INVALID_PARAMETER - TimerIndex is not valid or TimerValue is NULL.
|
|
|
|
|
|
|
|
**/
|
2009-05-27 23:09:47 +02:00
|
|
|
EFI_STATUS
|
|
|
|
EFIAPI
|
|
|
|
CpuGetTimerValue (
|
|
|
|
IN EFI_CPU_ARCH_PROTOCOL *This,
|
|
|
|
IN UINT32 TimerIndex,
|
|
|
|
OUT UINT64 *TimerValue,
|
|
|
|
OUT UINT64 *TimerPeriod OPTIONAL
|
|
|
|
);
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
/**
|
|
|
|
Set memory cacheability attributes for given range of memeory.
|
|
|
|
|
|
|
|
@param This Protocol instance structure
|
|
|
|
@param BaseAddress Specifies the start address of the
|
|
|
|
memory range
|
|
|
|
@param Length Specifies the length of the memory range
|
|
|
|
@param Attributes The memory cacheability for the memory range
|
|
|
|
|
|
|
|
@retval EFI_SUCCESS If the cacheability of that memory range is
|
|
|
|
set successfully
|
|
|
|
@retval EFI_UNSUPPORTED If the desired operation cannot be done
|
|
|
|
@retval EFI_INVALID_PARAMETER The input parameter is not correct,
|
|
|
|
such as Length = 0
|
|
|
|
|
|
|
|
**/
|
2009-05-27 23:09:47 +02:00
|
|
|
EFI_STATUS
|
|
|
|
EFIAPI
|
|
|
|
CpuSetMemoryAttributes (
|
|
|
|
IN EFI_CPU_ARCH_PROTOCOL *This,
|
|
|
|
IN EFI_PHYSICAL_ADDRESS BaseAddress,
|
|
|
|
IN UINT64 Length,
|
|
|
|
IN UINT64 Attributes
|
|
|
|
);
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
/**
|
|
|
|
Label of base address of IDT vector 0.
|
|
|
|
|
|
|
|
This is just a label of base address of IDT vector 0.
|
|
|
|
|
|
|
|
**/
|
2009-05-27 23:09:47 +02:00
|
|
|
VOID
|
|
|
|
EFIAPI
|
|
|
|
AsmIdtVector00 (
|
|
|
|
VOID
|
|
|
|
);
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
/**
|
|
|
|
Initializes the pointer to the external interrupt vector table.
|
|
|
|
|
|
|
|
@param VectorTable Address of the external interrupt vector table.
|
|
|
|
|
|
|
|
**/
|
2009-05-27 23:09:47 +02:00
|
|
|
VOID
|
|
|
|
EFIAPI
|
|
|
|
InitializeExternalVectorTablePtr (
|
|
|
|
EFI_CPU_INTERRUPT_HANDLER *VectorTable
|
|
|
|
);
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
/**
|
|
|
|
Initialize Global Descriptor Table.
|
|
|
|
|
|
|
|
**/
|
2009-05-27 23:09:47 +02:00
|
|
|
VOID
|
|
|
|
InitGlobalDescriptorTable (
|
|
|
|
VOID
|
|
|
|
);
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
/**
|
|
|
|
Sets the code selector (CS).
|
|
|
|
|
|
|
|
@param Selector Value of code selector.
|
|
|
|
|
|
|
|
**/
|
2009-05-27 23:09:47 +02:00
|
|
|
VOID
|
|
|
|
EFIAPI
|
|
|
|
SetCodeSelector (
|
|
|
|
UINT16 Selector
|
|
|
|
);
|
|
|
|
|
2010-07-13 05:08:54 +02:00
|
|
|
/**
|
|
|
|
Sets the data selector (DS).
|
|
|
|
|
|
|
|
@param Selector Value of data selector.
|
|
|
|
|
|
|
|
**/
|
2009-05-27 23:09:47 +02:00
|
|
|
VOID
|
|
|
|
EFIAPI
|
|
|
|
SetDataSelectors (
|
|
|
|
UINT16 Selector
|
|
|
|
);
|
|
|
|
|
2011-11-16 03:31:31 +01:00
|
|
|
/**
|
|
|
|
Restore original Interrupt Descriptor Table Handler Address.
|
|
|
|
|
|
|
|
@param Index The Index of the interrupt descriptor table handle.
|
|
|
|
|
|
|
|
**/
|
|
|
|
VOID
|
|
|
|
RestoreInterruptDescriptorTableHandlerAddress (
|
|
|
|
IN UINTN Index
|
|
|
|
);
|
2009-05-27 23:09:47 +02:00
|
|
|
|
|
|
|
#endif
|
|
|
|
|