2011-02-01 06:41:42 +01:00
|
|
|
/** @file
|
|
|
|
|
|
|
|
Copyright (c) 2008 - 2010, Apple Inc. All rights reserved.<BR>
|
|
|
|
|
|
|
|
This program and the accompanying materials
|
|
|
|
are licensed and made available under the terms and conditions of the BSD License
|
|
|
|
which accompanies this distribution. The full text of the license may be found at
|
|
|
|
http://opensource.org/licenses/bsd-license.php
|
|
|
|
|
|
|
|
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
|
|
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
|
|
|
|
|
|
**/
|
|
|
|
|
|
|
|
#include <Base.h>
|
|
|
|
|
|
|
|
#include <Library/BaseLib.h>
|
|
|
|
#include <Library/TimerLib.h>
|
|
|
|
#include <Library/DebugLib.h>
|
|
|
|
#include <Library/PcdLib.h>
|
|
|
|
#include <Library/IoLib.h>
|
|
|
|
#include <Drivers/SP804Timer.h>
|
2011-07-01 17:30:01 +02:00
|
|
|
|
|
|
|
#define SP804_TIMER_METRONOME_BASE (UINTN)PcdGet32 (PcdSP804TimerPerformanceBase)
|
|
|
|
#define SP804_TIMER_PERFORMANCE_BASE (UINTN)PcdGet32 (PcdSP804TimerMetronomeBase)
|
2011-02-01 06:41:42 +01:00
|
|
|
|
|
|
|
// Setup SP810's Timer2 for managing delay functions. And Timer3 for Performance counter
|
|
|
|
// Note: ArmVE's Timer0 and Timer1 are used by TimerDxe.
|
|
|
|
RETURN_STATUS
|
|
|
|
EFIAPI
|
|
|
|
TimerConstructor (
|
|
|
|
VOID
|
|
|
|
)
|
|
|
|
{
|
2011-06-03 11:32:39 +02:00
|
|
|
// Check if Timer 2 is already initialized
|
2011-07-01 17:30:01 +02:00
|
|
|
if (MmioRead32(SP804_TIMER_METRONOME_BASE + SP804_TIMER_CONTROL_REG) & SP804_TIMER_CTRL_ENABLE) {
|
2011-06-03 11:32:39 +02:00
|
|
|
return RETURN_SUCCESS;
|
|
|
|
} else {
|
|
|
|
// Configure timer 2 for one shot operation, 32 bits, no prescaler, and interrupt disabled
|
2011-07-01 17:30:01 +02:00
|
|
|
MmioOr32 (SP804_TIMER_METRONOME_BASE + SP804_TIMER_CONTROL_REG, SP804_TIMER_CTRL_ONESHOT | SP804_TIMER_CTRL_32BIT | SP804_PRESCALE_DIV_1);
|
2011-02-01 06:41:42 +01:00
|
|
|
|
2011-06-03 11:32:39 +02:00
|
|
|
// Preload the timer count register
|
2011-07-01 17:30:01 +02:00
|
|
|
MmioWrite32 (SP804_TIMER_METRONOME_BASE + SP804_TIMER_LOAD_REG, 1);
|
2011-02-01 06:41:42 +01:00
|
|
|
|
2011-06-03 11:32:39 +02:00
|
|
|
// Enable the timer
|
2011-07-01 17:30:01 +02:00
|
|
|
MmioOr32 (SP804_TIMER_METRONOME_BASE + SP804_TIMER_CONTROL_REG, SP804_TIMER_CTRL_ENABLE);
|
2011-06-03 11:32:39 +02:00
|
|
|
}
|
2011-02-01 06:41:42 +01:00
|
|
|
|
2011-06-03 11:32:39 +02:00
|
|
|
// Check if Timer 3 is already initialized
|
2011-07-01 17:30:01 +02:00
|
|
|
if (MmioRead32(SP804_TIMER_PERFORMANCE_BASE + SP804_TIMER_CONTROL_REG) & SP804_TIMER_CTRL_ENABLE) {
|
2011-06-03 11:32:39 +02:00
|
|
|
return RETURN_SUCCESS;
|
|
|
|
} else {
|
|
|
|
// Configure timer 3 for free running operation, 32 bits, no prescaler, interrupt disabled
|
2011-07-01 17:30:01 +02:00
|
|
|
MmioOr32 (SP804_TIMER_PERFORMANCE_BASE + SP804_TIMER_CONTROL_REG, SP804_TIMER_CTRL_32BIT | SP804_PRESCALE_DIV_1);
|
2011-02-01 06:41:42 +01:00
|
|
|
|
2011-06-03 11:32:39 +02:00
|
|
|
// Enable the timer
|
2011-07-01 17:30:01 +02:00
|
|
|
MmioOr32 (SP804_TIMER_PERFORMANCE_BASE + SP804_TIMER_CONTROL_REG, SP804_TIMER_CTRL_ENABLE);
|
2011-06-03 11:32:39 +02:00
|
|
|
}
|
2011-02-01 06:41:42 +01:00
|
|
|
|
2011-06-03 11:32:39 +02:00
|
|
|
return RETURN_SUCCESS;
|
2011-02-01 06:41:42 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
Stalls the CPU for at least the given number of microseconds.
|
|
|
|
|
|
|
|
Stalls the CPU for the number of microseconds specified by MicroSeconds.
|
|
|
|
|
|
|
|
@param MicroSeconds The minimum number of microseconds to delay.
|
|
|
|
|
|
|
|
@return The value of MicroSeconds inputted.
|
|
|
|
|
|
|
|
**/
|
|
|
|
UINTN
|
|
|
|
EFIAPI
|
|
|
|
MicroSecondDelay (
|
|
|
|
IN UINTN MicroSeconds
|
|
|
|
)
|
|
|
|
{
|
2011-06-03 11:33:35 +02:00
|
|
|
UINTN Index;
|
2011-02-01 06:41:42 +01:00
|
|
|
|
2011-06-03 11:33:35 +02:00
|
|
|
// Reload the counter for each 1Mhz to avoid an overflow in the load value
|
2011-07-01 17:30:01 +02:00
|
|
|
for (Index = 0; Index < (UINTN)PcdGet32(PcdSP804TimerFrequencyInMHz); Index++) {
|
2011-06-03 11:33:35 +02:00
|
|
|
// load the timer count register
|
2011-07-01 17:30:01 +02:00
|
|
|
MmioWrite32 (SP804_TIMER_METRONOME_BASE + SP804_TIMER_LOAD_REG, MicroSeconds);
|
2011-06-03 11:33:35 +02:00
|
|
|
|
2011-07-01 17:30:01 +02:00
|
|
|
while (MmioRead32 (SP804_TIMER_METRONOME_BASE + SP804_TIMER_CURRENT_REG) > 0) {
|
2011-06-03 11:33:35 +02:00
|
|
|
;
|
|
|
|
}
|
2011-02-01 06:41:42 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
return MicroSeconds;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
Stalls the CPU for at least the given number of nanoseconds.
|
|
|
|
|
|
|
|
Stalls the CPU for the number of nanoseconds specified by NanoSeconds.
|
|
|
|
|
|
|
|
@param NanoSeconds The minimum number of nanoseconds to delay.
|
|
|
|
|
|
|
|
@return The value of NanoSeconds inputted.
|
|
|
|
|
|
|
|
**/
|
|
|
|
UINTN
|
|
|
|
EFIAPI
|
|
|
|
NanoSecondDelay (
|
|
|
|
IN UINTN NanoSeconds
|
|
|
|
)
|
|
|
|
{
|
2011-06-03 11:33:35 +02:00
|
|
|
UINTN Index;
|
|
|
|
UINT32 MicroSeconds;
|
2011-02-01 06:41:42 +01:00
|
|
|
|
|
|
|
// Round up to 1us Tick Number
|
|
|
|
MicroSeconds = (UINT32)NanoSeconds / 1000;
|
|
|
|
MicroSeconds += ((UINT32)NanoSeconds % 1000) == 0 ? 0 : 1;
|
|
|
|
|
2011-06-03 11:33:35 +02:00
|
|
|
// Reload the counter for each 1Mhz to avoid an overflow in the load value
|
2011-07-01 17:30:01 +02:00
|
|
|
for (Index = 0; Index < (UINTN)PcdGet32(PcdSP804TimerFrequencyInMHz); Index++) {
|
2011-06-03 11:33:35 +02:00
|
|
|
// load the timer count register
|
2011-07-01 17:30:01 +02:00
|
|
|
MmioWrite32 (SP804_TIMER_METRONOME_BASE + SP804_TIMER_LOAD_REG, MicroSeconds);
|
2011-02-01 06:41:42 +01:00
|
|
|
|
2011-07-01 17:30:01 +02:00
|
|
|
while (MmioRead32 (SP804_TIMER_METRONOME_BASE + SP804_TIMER_CURRENT_REG) > 0) {
|
2011-06-03 11:33:35 +02:00
|
|
|
;
|
|
|
|
}
|
2011-02-01 06:41:42 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
return NanoSeconds;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
Retrieves the current value of a 64-bit free running performance counter.
|
|
|
|
|
|
|
|
The counter can either count up by 1 or count down by 1. If the physical
|
|
|
|
performance counter counts by a larger increment, then the counter values
|
|
|
|
must be translated. The properties of the counter can be retrieved from
|
|
|
|
GetPerformanceCounterProperties().
|
|
|
|
|
|
|
|
@return The current value of the free running performance counter.
|
|
|
|
|
|
|
|
**/
|
|
|
|
UINT64
|
|
|
|
EFIAPI
|
|
|
|
GetPerformanceCounter (
|
|
|
|
VOID
|
|
|
|
)
|
|
|
|
{
|
|
|
|
// Free running 64-bit/32-bit counter is needed here.
|
|
|
|
// Don't think we need this to boot, just to do performance profile
|
2011-06-03 11:32:39 +02:00
|
|
|
UINT64 Value;
|
2011-07-01 17:30:01 +02:00
|
|
|
Value = MmioRead32 (SP804_TIMER_PERFORMANCE_BASE + SP804_TIMER_CURRENT_REG);
|
2011-06-03 11:32:39 +02:00
|
|
|
ASSERT(Value > 0);
|
|
|
|
return Value;
|
2011-02-01 06:41:42 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
Retrieves the 64-bit frequency in Hz and the range of performance counter
|
|
|
|
values.
|
|
|
|
|
|
|
|
If StartValue is not NULL, then the value that the performance counter starts
|
|
|
|
with immediately after is it rolls over is returned in StartValue. If
|
|
|
|
EndValue is not NULL, then the value that the performance counter end with
|
|
|
|
immediately before it rolls over is returned in EndValue. The 64-bit
|
|
|
|
frequency of the performance counter in Hz is always returned. If StartValue
|
|
|
|
is less than EndValue, then the performance counter counts up. If StartValue
|
|
|
|
is greater than EndValue, then the performance counter counts down. For
|
|
|
|
example, a 64-bit free running counter that counts up would have a StartValue
|
|
|
|
of 0 and an EndValue of 0xFFFFFFFFFFFFFFFF. A 24-bit free running counter
|
|
|
|
that counts down would have a StartValue of 0xFFFFFF and an EndValue of 0.
|
|
|
|
|
|
|
|
@param StartValue The value the performance counter starts with when it
|
|
|
|
rolls over.
|
|
|
|
@param EndValue The value that the performance counter ends with before
|
|
|
|
it rolls over.
|
|
|
|
|
|
|
|
@return The frequency in Hz.
|
|
|
|
|
|
|
|
**/
|
|
|
|
UINT64
|
|
|
|
EFIAPI
|
|
|
|
GetPerformanceCounterProperties (
|
|
|
|
OUT UINT64 *StartValue, OPTIONAL
|
|
|
|
OUT UINT64 *EndValue OPTIONAL
|
|
|
|
)
|
|
|
|
{
|
|
|
|
if (StartValue != NULL) {
|
|
|
|
// Timer starts with the reload value
|
2011-07-06 15:43:50 +02:00
|
|
|
*StartValue = 0xFFFFFFFF;
|
2011-02-01 06:41:42 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
if (EndValue != NULL) {
|
2011-07-06 15:43:50 +02:00
|
|
|
// Timer counts down to 0x0
|
|
|
|
*EndValue = (UINT64)0ULL;
|
2011-02-01 06:41:42 +01:00
|
|
|
}
|
|
|
|
|
2011-06-03 11:33:35 +02:00
|
|
|
return PcdGet64 (PcdEmbeddedPerformanceCounterFrequencyInHz);
|
2011-02-01 06:41:42 +01:00
|
|
|
}
|