2015-10-19 21:13:31 +02:00
|
|
|
;------------------------------------------------------------------------------ ;
|
|
|
|
; Copyright (c) 2009 - 2015, Intel Corporation. All rights reserved.<BR>
|
|
|
|
; This program and the accompanying materials
|
|
|
|
; are licensed and made available under the terms and conditions of the BSD License
|
|
|
|
; which accompanies this distribution. The full text of the license may be found at
|
|
|
|
; http://opensource.org/licenses/bsd-license.php.
|
|
|
|
;
|
|
|
|
; THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
|
|
; WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
|
|
;
|
|
|
|
; Module Name:
|
|
|
|
;
|
|
|
|
; SmiEntry.asm
|
|
|
|
;
|
|
|
|
; Abstract:
|
|
|
|
;
|
|
|
|
; Code template of the SMI handler for a particular processor
|
|
|
|
;
|
|
|
|
;-------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
;
|
|
|
|
; Variables referenced by C code
|
|
|
|
;
|
|
|
|
EXTERNDEF SmiRendezvous:PROC
|
2015-11-25 09:51:15 +01:00
|
|
|
EXTERNDEF CpuSmmDebugEntry:PROC
|
|
|
|
EXTERNDEF CpuSmmDebugExit:PROC
|
2015-10-19 21:13:31 +02:00
|
|
|
EXTERNDEF gcSmiHandlerTemplate:BYTE
|
|
|
|
EXTERNDEF gcSmiHandlerSize:WORD
|
|
|
|
EXTERNDEF gSmiCr3:DWORD
|
|
|
|
EXTERNDEF gSmiStack:DWORD
|
|
|
|
EXTERNDEF gSmbase:DWORD
|
|
|
|
EXTERNDEF gSmiHandlerIdtr:FWORD
|
|
|
|
|
|
|
|
|
|
|
|
;
|
|
|
|
; Constants relating to PROCESSOR_SMM_DESCRIPTOR
|
|
|
|
;
|
|
|
|
DSC_OFFSET EQU 0fb00h
|
|
|
|
DSC_GDTPTR EQU 30h
|
|
|
|
DSC_GDTSIZ EQU 38h
|
|
|
|
DSC_CS EQU 14
|
|
|
|
DSC_DS EQU 16
|
|
|
|
DSC_SS EQU 18
|
|
|
|
DSC_OTHERSEG EQU 20
|
|
|
|
;
|
|
|
|
; Constants relating to CPU State Save Area
|
|
|
|
;
|
|
|
|
SSM_DR6 EQU 0ffd0h
|
|
|
|
SSM_DR7 EQU 0ffc8h
|
|
|
|
|
|
|
|
PROTECT_MODE_CS EQU 08h
|
|
|
|
PROTECT_MODE_DS EQU 20h
|
|
|
|
LONG_MODE_CS EQU 38h
|
|
|
|
TSS_SEGMENT EQU 40h
|
|
|
|
GDT_SIZE EQU 50h
|
|
|
|
|
|
|
|
.code
|
|
|
|
|
|
|
|
gcSmiHandlerTemplate LABEL BYTE
|
|
|
|
|
|
|
|
_SmiEntryPoint:
|
|
|
|
;
|
|
|
|
; The encoding of BX in 16-bit addressing mode is the same as of RDI in 64-
|
|
|
|
; bit addressing mode. And that coincidence has been used in the following
|
|
|
|
; "64-bit like" 16-bit code. Be aware that once RDI is referenced as a
|
|
|
|
; base address register, it is actually BX that is referenced.
|
|
|
|
;
|
|
|
|
DB 0bbh ; mov bx, imm16
|
|
|
|
DW offset _GdtDesc - _SmiEntryPoint + 8000h ; bx = GdtDesc offset
|
|
|
|
; fix GDT descriptor
|
|
|
|
DB 2eh, 0a1h ; mov ax, cs:[offset16]
|
|
|
|
DW DSC_OFFSET + DSC_GDTSIZ
|
|
|
|
DB 48h ; dec ax
|
|
|
|
DB 2eh
|
|
|
|
mov [rdi], eax ; mov cs:[bx], ax
|
|
|
|
DB 66h, 2eh, 0a1h ; mov eax, cs:[offset16]
|
|
|
|
DW DSC_OFFSET + DSC_GDTPTR
|
|
|
|
DB 2eh
|
|
|
|
mov [rdi + 2], ax ; mov cs:[bx + 2], eax
|
|
|
|
DB 66h, 2eh
|
|
|
|
lgdt fword ptr [rdi] ; lgdt fword ptr cs:[bx]
|
|
|
|
; Patch ProtectedMode Segment
|
|
|
|
DB 0b8h ; mov ax, imm16
|
|
|
|
DW PROTECT_MODE_CS ; set AX for segment directly
|
|
|
|
DB 2eh
|
|
|
|
mov [rdi - 2], eax ; mov cs:[bx - 2], ax
|
|
|
|
; Patch ProtectedMode entry
|
|
|
|
DB 66h, 0bfh ; mov edi, SMBASE
|
|
|
|
gSmbase DD ?
|
|
|
|
lea ax, [edi + (@ProtectedMode - _SmiEntryPoint) + 8000h]
|
|
|
|
DB 2eh
|
|
|
|
mov [rdi - 6], ax ; mov cs:[bx - 6], eax
|
|
|
|
; Switch into @ProtectedMode
|
|
|
|
mov rbx, cr0
|
|
|
|
DB 66h
|
|
|
|
and ebx, 9ffafff3h
|
|
|
|
DB 66h
|
|
|
|
or ebx, 00000023h
|
|
|
|
|
|
|
|
mov cr0, rbx
|
|
|
|
DB 66h, 0eah
|
|
|
|
DD ?
|
|
|
|
DW ?
|
|
|
|
|
|
|
|
_GdtDesc FWORD ?
|
|
|
|
@ProtectedMode:
|
|
|
|
mov ax, PROTECT_MODE_DS
|
|
|
|
mov ds, ax
|
|
|
|
mov es, ax
|
|
|
|
mov fs, ax
|
|
|
|
mov gs, ax
|
|
|
|
mov ss, ax
|
|
|
|
DB 0bch ; mov esp, imm32
|
|
|
|
gSmiStack DD ?
|
|
|
|
jmp ProtFlatMode
|
|
|
|
|
|
|
|
ProtFlatMode:
|
|
|
|
DB 0b8h ; mov eax, offset gSmiCr3
|
|
|
|
gSmiCr3 DD ?
|
|
|
|
mov cr3, rax
|
|
|
|
mov eax, 668h ; as cr4.PGE is not set here, refresh cr3
|
|
|
|
mov cr4, rax ; in PreModifyMtrrs() to flush TLB.
|
|
|
|
; Load TSS
|
|
|
|
sub esp, 8 ; reserve room in stack
|
|
|
|
sgdt fword ptr [rsp]
|
|
|
|
mov eax, [rsp + 2] ; eax = GDT base
|
|
|
|
add esp, 8
|
|
|
|
mov dl, 89h
|
|
|
|
mov [rax + TSS_SEGMENT + 5], dl ; clear busy flag
|
|
|
|
mov eax, TSS_SEGMENT
|
|
|
|
ltr ax
|
|
|
|
|
|
|
|
; Switch into @LongMode
|
|
|
|
push LONG_MODE_CS ; push cs hardcore here
|
|
|
|
call Base ; push return address for retf later
|
|
|
|
Base:
|
|
|
|
add dword ptr [rsp], @LongMode - Base; offset for far retf, seg is the 1st arg
|
|
|
|
mov ecx, 0c0000080h
|
|
|
|
rdmsr
|
|
|
|
or ah, 1
|
|
|
|
wrmsr
|
|
|
|
mov rbx, cr0
|
2015-11-30 20:57:45 +01:00
|
|
|
or ebx, 080010000h ; enable paging + WP
|
2015-10-19 21:13:31 +02:00
|
|
|
mov cr0, rbx
|
|
|
|
retf
|
|
|
|
@LongMode: ; long mode (64-bit code) starts here
|
|
|
|
mov rax, offset gSmiHandlerIdtr
|
|
|
|
lidt fword ptr [rax]
|
|
|
|
lea ebx, [rdi + DSC_OFFSET]
|
|
|
|
mov ax, [rbx + DSC_DS]
|
|
|
|
mov ds, eax
|
|
|
|
mov ax, [rbx + DSC_OTHERSEG]
|
|
|
|
mov es, eax
|
|
|
|
mov fs, eax
|
|
|
|
mov gs, eax
|
|
|
|
mov ax, [rbx + DSC_SS]
|
|
|
|
mov ss, eax
|
|
|
|
; jmp _SmiHandler ; instruction is not needed
|
|
|
|
|
|
|
|
_SmiHandler:
|
2015-11-25 09:51:15 +01:00
|
|
|
mov rbx, [rsp] ; rbx <- CpuIndex
|
2015-10-19 21:13:31 +02:00
|
|
|
|
|
|
|
;
|
|
|
|
; Save FP registers
|
|
|
|
;
|
|
|
|
sub rsp, 208h
|
|
|
|
DB 48h ; FXSAVE64
|
|
|
|
fxsave [rsp]
|
|
|
|
|
|
|
|
add rsp, -20h
|
2015-11-25 09:51:15 +01:00
|
|
|
|
|
|
|
mov rcx, rbx
|
|
|
|
mov rax, CpuSmmDebugEntry
|
|
|
|
call rax
|
|
|
|
|
|
|
|
mov rcx, rbx
|
|
|
|
mov rax, SmiRendezvous ; rax <- absolute addr of SmiRedezvous
|
|
|
|
call rax
|
|
|
|
|
|
|
|
mov rcx, rbx
|
|
|
|
mov rax, CpuSmmDebugExit
|
2015-10-19 21:13:31 +02:00
|
|
|
call rax
|
2015-11-25 09:51:15 +01:00
|
|
|
|
2015-10-19 21:13:31 +02:00
|
|
|
add rsp, 20h
|
|
|
|
|
|
|
|
;
|
|
|
|
; Restore FP registers
|
|
|
|
;
|
|
|
|
DB 48h ; FXRSTOR64
|
|
|
|
fxrstor [rsp]
|
|
|
|
|
|
|
|
rsm
|
|
|
|
|
|
|
|
gcSmiHandlerSize DW $ - _SmiEntryPoint
|
|
|
|
|
|
|
|
END
|