2013-01-25 12:28:06 +01:00
|
|
|
/** @file
|
|
|
|
*
|
2014-07-04 13:16:48 +02:00
|
|
|
* Copyright (c) 2011-2014, ARM Limited. All rights reserved.
|
2013-01-25 12:28:06 +01:00
|
|
|
*
|
2013-11-05 19:10:36 +01:00
|
|
|
* This program and the accompanying materials
|
|
|
|
* are licensed and made available under the terms and conditions of the BSD License
|
|
|
|
* which accompanies this distribution. The full text of the license may be found at
|
|
|
|
* http://opensource.org/licenses/bsd-license.php
|
|
|
|
*
|
|
|
|
* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
|
|
* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
2013-01-25 12:28:06 +01:00
|
|
|
*
|
|
|
|
**/
|
|
|
|
|
|
|
|
#include <Library/IoLib.h>
|
2013-11-05 19:10:36 +01:00
|
|
|
#include <Library/ArmGicLib.h>
|
2013-01-25 12:28:06 +01:00
|
|
|
#include <Library/ArmPlatformLib.h>
|
|
|
|
#include <Library/DebugLib.h>
|
|
|
|
#include <Library/PcdLib.h>
|
|
|
|
|
|
|
|
#include <Drivers/PL310L2Cache.h>
|
|
|
|
#include <Drivers/SP804Timer.h>
|
|
|
|
|
|
|
|
#include <ArmPlatform.h>
|
|
|
|
|
2013-11-05 19:10:36 +01:00
|
|
|
// Initialize GICv3 to expose it as a GICv2 as UEFI does not support GICv3 yet
|
|
|
|
VOID
|
|
|
|
InitializeGicV3 (
|
|
|
|
VOID
|
|
|
|
);
|
|
|
|
|
2013-01-25 12:28:06 +01:00
|
|
|
/**
|
|
|
|
Initialize the Secure peripherals and memory regions
|
|
|
|
|
|
|
|
If Trustzone is supported by your platform then this function makes the required initialization
|
|
|
|
of the secure peripherals and memory regions.
|
|
|
|
|
|
|
|
**/
|
|
|
|
VOID
|
|
|
|
ArmPlatformSecTrustzoneInit (
|
|
|
|
IN UINTN MpId
|
|
|
|
)
|
|
|
|
{
|
|
|
|
// No TZPC or TZASC on RTSM to initialize
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
Initialize controllers that must setup at the early stage
|
|
|
|
|
|
|
|
Some peripherals must be initialized in Secure World.
|
|
|
|
For example, some L2x0 requires to be initialized in Secure World
|
|
|
|
|
|
|
|
**/
|
|
|
|
RETURN_STATUS
|
|
|
|
ArmPlatformSecInitialize (
|
|
|
|
IN UINTN MpId
|
|
|
|
)
|
|
|
|
{
|
2013-11-05 19:10:36 +01:00
|
|
|
UINT32 Identification;
|
|
|
|
|
2013-01-25 12:28:06 +01:00
|
|
|
// If it is not the primary core then there is nothing to do
|
2013-05-10 14:41:27 +02:00
|
|
|
if (!ArmPlatformIsPrimaryCore (MpId)) {
|
2013-01-25 12:28:06 +01:00
|
|
|
return RETURN_SUCCESS;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Configure periodic timer (TIMER0) for 1MHz operation
|
|
|
|
MmioOr32 (SP810_CTRL_BASE + SP810_SYS_CTRL_REG, SP810_SYS_CTRL_TIMER0_TIMCLK);
|
|
|
|
// Configure 1MHz clock
|
|
|
|
MmioOr32 (SP810_CTRL_BASE + SP810_SYS_CTRL_REG, SP810_SYS_CTRL_TIMER1_TIMCLK);
|
|
|
|
// Configure SP810 to use 1MHz clock and disable
|
|
|
|
MmioAndThenOr32 (SP810_CTRL_BASE + SP810_SYS_CTRL_REG, ~SP810_SYS_CTRL_TIMER2_EN, SP810_SYS_CTRL_TIMER2_TIMCLK);
|
|
|
|
// Configure SP810 to use 1MHz clock and disable
|
|
|
|
MmioAndThenOr32 (SP810_CTRL_BASE + SP810_SYS_CTRL_REG, ~SP810_SYS_CTRL_TIMER3_EN, SP810_SYS_CTRL_TIMER3_TIMCLK);
|
|
|
|
|
2013-11-05 19:10:36 +01:00
|
|
|
// Read the GIC Identification Register
|
2014-07-04 13:16:48 +02:00
|
|
|
Identification = ArmGicGetInterfaceIdentification (PcdGet32 (PcdGicInterruptInterfaceBase));
|
2013-11-05 19:10:36 +01:00
|
|
|
|
|
|
|
// Check if we are GICv3
|
2014-07-04 13:16:48 +02:00
|
|
|
if (ARM_GIC_ICCIIDR_GET_ARCH_VERSION(Identification) >= 0x3) {
|
2013-11-05 19:10:36 +01:00
|
|
|
InitializeGicV3 ();
|
|
|
|
}
|
|
|
|
|
2013-01-25 12:28:06 +01:00
|
|
|
return RETURN_SUCCESS;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
Call before jumping to Normal World
|
|
|
|
|
|
|
|
This function allows the firmware platform to do extra actions before
|
|
|
|
jumping to the Normal World
|
|
|
|
|
|
|
|
**/
|
|
|
|
VOID
|
|
|
|
ArmPlatformSecExtraAction (
|
|
|
|
IN UINTN MpId,
|
|
|
|
OUT UINTN* JumpAddress
|
|
|
|
)
|
|
|
|
{
|
2014-11-11 01:43:03 +01:00
|
|
|
*JumpAddress = PcdGet64 (PcdFvBaseAddress);
|
2013-01-25 12:28:06 +01:00
|
|
|
}
|