2007-06-22 05:21:45 +02:00
|
|
|
/** @file
|
|
|
|
64-bit arithmetic right shift function for IA-32.
|
|
|
|
|
2015-04-27 21:38:39 +02:00
|
|
|
Copyright (c) 2006 - 2015, Intel Corporation. All rights reserved.<BR>
|
2019-04-04 01:06:00 +02:00
|
|
|
SPDX-License-Identifier: BSD-2-Clause-Patent
|
2007-06-22 05:21:45 +02:00
|
|
|
|
|
|
|
**/
|
|
|
|
|
2008-07-25 14:21:57 +02:00
|
|
|
/**
|
|
|
|
Shifts a 64-bit integer right between 0 and 63 bits. The high bits
|
|
|
|
are filled with original integer's bit 63. The shifted value is returned.
|
|
|
|
|
|
|
|
This function shifts the 64-bit value Operand to the right by Count bits. The
|
|
|
|
high Count bits are set to bit 63 of Operand. The shifted value is returned.
|
|
|
|
|
|
|
|
@param Operand The 64-bit operand to shift right.
|
|
|
|
@param Count The number of bits to shift right.
|
|
|
|
|
2010-06-11 02:02:51 +02:00
|
|
|
@return Operand arithmetically shifted right by Count.
|
2008-07-25 14:21:57 +02:00
|
|
|
|
|
|
|
**/
|
2007-06-22 05:21:45 +02:00
|
|
|
UINT64
|
|
|
|
EFIAPI
|
|
|
|
InternalMathARShiftU64 (
|
2021-12-05 23:54:05 +01:00
|
|
|
IN UINT64 Operand,
|
|
|
|
IN UINTN Count
|
2007-06-22 05:21:45 +02:00
|
|
|
)
|
|
|
|
{
|
|
|
|
_asm {
|
|
|
|
mov cl, byte ptr [Count]
|
|
|
|
mov eax, dword ptr [Operand + 4]
|
|
|
|
cdq
|
|
|
|
test cl, 32
|
2015-04-27 21:38:39 +02:00
|
|
|
jnz L0
|
|
|
|
mov edx, eax
|
|
|
|
mov eax, dword ptr [Operand + 0]
|
|
|
|
L0:
|
2007-06-22 05:21:45 +02:00
|
|
|
shrd eax, edx, cl
|
|
|
|
sar edx, cl
|
|
|
|
}
|
|
|
|
}
|