tyler.durden/audk
1
0
Fork 0
mirror of https://github.com/acidanthera/audk.git synced 2025-07-29 16:44:10 +02:00
Code Issues Packages Projects Releases Wiki Activity

ArmPkg/ArmGicDxe ARM: fix encoding for GICv3 interrupt acknowledge

Browse Source 
Fix a typo in the 32-bit ARM version of the GICv3 driver, which uses
the wrong system register encoding to access ICC_IAR1, and attempted
to access ICC_IAR0 instead. This results in boot time hangs both
under QEMU emulation and on real hardware.

Contributed-under: TianoCore Contribution Agreement 1.1
Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>
Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
This commit is contained in:
Ard Biesheuvel 2018-11-14 11:27:24 -08:00
parent 9cabe9d457
commit 66127011a5
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
ArmPkg/Drivers/ArmGic/GicV3/Arm/ArmGicV3.S
View File

@ -66,7 +66,7 @@ ASM_FUNC(ArmGicV3EndOfInterrupt)
// VOID // VOID
// ); // );
ASM_FUNC(ArmGicV3AcknowledgeInterrupt) ASM_FUNC(ArmGicV3AcknowledgeInterrupt)
mrc p15, 0, r0, c12, c8, 0 //ICC_IAR1 mrc p15, 0, r0, c12, c12, 0 //ICC_IAR1
bx lr bx lr
//VOID //VOID

2
ArmPkg/Drivers/ArmGic/GicV3/Arm/ArmGicV3.asm
View File

@ -66,7 +66,7 @@
// VOID // VOID
// ); // );
RVCT_ASM_EXPORT ArmGicV3AcknowledgeInterrupt RVCT_ASM_EXPORT ArmGicV3AcknowledgeInterrupt
mrc p15, 0, r0, c12, c8, 0 //ICC_IAR1 mrc p15, 0, r0, c12, c12, 0 //ICC_IAR1
bx lr bx lr
//VOID //VOID