tyler.durden/audk
1
0
Fork 0
mirror of https://github.com/acidanthera/audk.git synced 2025-07-31 01:24:12 +02:00
Code Issues Packages Projects Releases Wiki Activity

OvmfPkg: PlatformPei: Platform specific ACPI power management setup

Browse Source 
Set up ACPI power management using registers determined based on
the underlying (PIIX4 or Q35/MCH) platform type.

Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Gabriel Somlo <somlo@cmu.edu>
Reviewed-by: Paolo Bonzini <pbonzini@redhat.com>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Gerd Hoffmann <kraxel@redhat.com>
Reviewed-by: Laszlo Ersek <lersek@redhat.com>

git-svn-id: https://svn.code.sf.net/p/edk2/code/trunk/edk2@16373 6f19259b-4bc3-4df7-8a09-765794883524
This commit is contained in:
Gabriel Somlo 2014-11-14 00:37:26 +00:00 committed by jljusten
parent 4e48c72c4c
commit 97380beb15
1 changed files with 32 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

43
OvmfPkg/PlatformPei/Platform.c
View File

@ -35,6 +35,7 @@
#include <Guid/MemoryTypeInformation.h> #include <Guid/MemoryTypeInformation.h>
#include <Ppi/MasterBootMode.h> #include <Ppi/MasterBootMode.h>
#include <IndustryStandard/Pci22.h> #include <IndustryStandard/Pci22.h>
#include <OvmfPlatforms.h>
#include "Platform.h" #include "Platform.h"
#include "Cmos.h" #include "Cmos.h"
@ -228,6 +229,11 @@ MiscInitialization (
VOID VOID
) )
{ {
UINT16 HostBridgeDevId;
UINTN PmCmd;
UINTN Pmba;
UINTN PmRegMisc;
// //
// Disable A20 Mask // Disable A20 Mask
// //
@ -238,34 +244,49 @@ MiscInitialization (
// //
BuildCpuHob (36, 16); BuildCpuHob (36, 16);
//
// Query Host Bridge DID to determine platform type
//
HostBridgeDevId = PciRead16 (OVMF_HOSTBRIDGE_DID);
switch (HostBridgeDevId) {
case INTEL_82441_DEVICE_ID:
PmCmd = POWER_MGMT_REGISTER_PIIX4 (PCI_COMMAND_OFFSET);
Pmba = POWER_MGMT_REGISTER_PIIX4 (0x40);
PmRegMisc = POWER_MGMT_REGISTER_PIIX4 (0x80);
break;
case INTEL_Q35_MCH_DEVICE_ID:
PmCmd = POWER_MGMT_REGISTER_Q35 (PCI_COMMAND_OFFSET);
Pmba = POWER_MGMT_REGISTER_Q35 (0x40);
PmRegMisc = POWER_MGMT_REGISTER_Q35 (0x80);
break;
default:
DEBUG ((EFI_D_ERROR, "%a: Unknown Host Bridge Device ID: 0x%04x\n",
__FUNCTION__, HostBridgeDevId));
ASSERT (FALSE);
return;
}
// //
// If PMREGMISC/PMIOSE is set, assume the ACPI PMBA has been configured (for // If PMREGMISC/PMIOSE is set, assume the ACPI PMBA has been configured (for
// example by Xen) and skip the setup here. This matches the logic in // example by Xen) and skip the setup here. This matches the logic in
// AcpiTimerLibConstructor (). // AcpiTimerLibConstructor ().
// //
if ((PciRead8 (PCI_LIB_ADDRESS (0, 1, 3, 0x80)) & 0x01) == 0) { if ((PciRead8 (PmRegMisc) & 0x01) == 0) {
// //
// The PEI phase should be exited with fully accessibe PIIX4 IO space: // The PEI phase should be exited with fully accessibe PIIX4 IO space:
// 1. set PMBA // 1. set PMBA
// //
PciAndThenOr32 ( PciAndThenOr32 (Pmba, (UINT32) ~0xFFC0, PcdGet16 (PcdAcpiPmBaseAddress));
PCI_LIB_ADDRESS (0, 1, 3, 0x40),
(UINT32) ~0xFFC0,
PcdGet16 (PcdAcpiPmBaseAddress)
);
// //
// 2. set PCICMD/IOSE // 2. set PCICMD/IOSE
// //
PciOr8 ( PciOr8 (PmCmd, EFI_PCI_COMMAND_IO_SPACE);
PCI_LIB_ADDRESS (0, 1, 3, PCI_COMMAND_OFFSET),
EFI_PCI_COMMAND_IO_SPACE
);
// //
// 3. set PMREGMISC/PMIOSE // 3. set PMREGMISC/PMIOSE
// //
PciOr8 (PCI_LIB_ADDRESS (0, 1, 3, 0x80), 0x01); PciOr8 (PmRegMisc, 0x01);
} }
} }