UefiCpuPkg/Xeon5600Msr.h: add MSR reference from SDM in comment

Cc: Michael Kinney <michael.d.kinney@intel.com>
Cc: Feng Tian <feng.tian@intel.com>
Cc: Giri P Mudusuru <giri.p.mudusuru@intel.com>
Contributed-under: TianoCore Contribution Agreement 1.0
Signed-off-by: Jeff Fan <jeff.fan@intel.com>
Reviewed-by: Giri P Mudusuru <giri.p.mudusuru@intel.com>
This commit is contained in:
Jeff Fan 2016-09-06 18:51:19 +08:00
parent 04e7a46528
commit eed57645e4
1 changed files with 4 additions and 0 deletions

View File

@ -43,6 +43,7 @@
Msr.Uint64 = AsmReadMsr64 (MSR_XEON_5600_FEATURE_CONFIG); Msr.Uint64 = AsmReadMsr64 (MSR_XEON_5600_FEATURE_CONFIG);
AsmWriteMsr64 (MSR_XEON_5600_FEATURE_CONFIG, Msr.Uint64); AsmWriteMsr64 (MSR_XEON_5600_FEATURE_CONFIG, Msr.Uint64);
@endcode @endcode
@note MSR_XEON_5600_FEATURE_CONFIG is defined as MSR_FEATURE_CONFIG in SDM.
**/ **/
#define MSR_XEON_5600_FEATURE_CONFIG 0x0000013C #define MSR_XEON_5600_FEATURE_CONFIG 0x0000013C
@ -92,6 +93,7 @@ typedef union {
Msr = AsmReadMsr64 (MSR_XEON_5600_OFFCORE_RSP_1); Msr = AsmReadMsr64 (MSR_XEON_5600_OFFCORE_RSP_1);
AsmWriteMsr64 (MSR_XEON_5600_OFFCORE_RSP_1, Msr); AsmWriteMsr64 (MSR_XEON_5600_OFFCORE_RSP_1, Msr);
@endcode @endcode
@note MSR_XEON_5600_OFFCORE_RSP_1 is defined as MSR_OFFCORE_RSP_1 in SDM.
**/ **/
#define MSR_XEON_5600_OFFCORE_RSP_1 0x000001A7 #define MSR_XEON_5600_OFFCORE_RSP_1 0x000001A7
@ -112,6 +114,7 @@ typedef union {
Msr.Uint64 = AsmReadMsr64 (MSR_XEON_5600_TURBO_RATIO_LIMIT); Msr.Uint64 = AsmReadMsr64 (MSR_XEON_5600_TURBO_RATIO_LIMIT);
@endcode @endcode
@note MSR_XEON_5600_TURBO_RATIO_LIMIT is defined as MSR_TURBO_RATIO_LIMIT in SDM.
**/ **/
#define MSR_XEON_5600_TURBO_RATIO_LIMIT 0x000001AD #define MSR_XEON_5600_TURBO_RATIO_LIMIT 0x000001AD
@ -176,6 +179,7 @@ typedef union {
Msr = AsmReadMsr64 (MSR_XEON_5600_IA32_ENERGY_PERF_BIAS); Msr = AsmReadMsr64 (MSR_XEON_5600_IA32_ENERGY_PERF_BIAS);
AsmWriteMsr64 (MSR_XEON_5600_IA32_ENERGY_PERF_BIAS, Msr); AsmWriteMsr64 (MSR_XEON_5600_IA32_ENERGY_PERF_BIAS, Msr);
@endcode @endcode
@note MSR_XEON_5600_IA32_ENERGY_PERF_BIAS is defined as IA32_ENERGY_PERF_BIAS in SDM.
**/ **/
#define MSR_XEON_5600_IA32_ENERGY_PERF_BIAS 0x000001B0 #define MSR_XEON_5600_IA32_ENERGY_PERF_BIAS 0x000001B0