mirror of https://github.com/acidanthera/audk.git
553dfb0f57
OS may enable CET-IBT feature by set MSR IA32_U_CET.bit2. If IA32_U_CET.bit2 is set, CPU is in WAIT_FOR_ENDBRANCH state and the next assemble code is not ENDBR, it will trigger #CP exception when set CR4.CET bit. SMI handler needs to backup MSR IA32_U_CET and clear MSR IA32_U_CET before set CR4.CET bit, And SMI handler needs to restore MSR IA32_U_CET when exit SMI handler. Signed-off-by: Sheng Wei <w.sheng@intel.com> Cc: Eric Dong <eric.dong@intel.com> Cc: Ray Ni <ray.ni@intel.com> Cc: Laszlo Ersek <lersek@redhat.com> Cc: Wu Jiaxin <jiaxin.wu@intel.com> Cc: Tan Dun <dun.tan@intel.com> Reviewed-by: Ray Ni <ray.ni@intel.com> |
||
|---|---|---|
| .. | ||
| Ia32 | ||
| X64 | ||
| Cet.inc | ||
| CpuS3.c | ||
| CpuService.c | ||
| CpuService.h | ||
| MpService.c | ||
| PiSmmCpuDxeSmm.c | ||
| PiSmmCpuDxeSmm.h | ||
| PiSmmCpuDxeSmm.inf | ||
| PiSmmCpuDxeSmm.uni | ||
| PiSmmCpuDxeSmmExtra.uni | ||
| SmmCpuMemoryManagement.c | ||
| SmmMp.c | ||
| SmmMp.h | ||
| SmmMpPerf.c | ||
| SmmMpPerf.h | ||
| SmmProfile.c | ||
| SmmProfile.h | ||
| SmmProfileInternal.h | ||
| SmramSaveState.c | ||
| SyncTimer.c | ||