2013-01-25 12:28:06 +01:00
|
|
|
/** @file
|
|
|
|
|
|
|
|
Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
|
2014-06-03 18:37:29 +02:00
|
|
|
Copyright (c) 2011 - 2014, ARM Limited. All rights reserved.
|
2014-08-19 15:29:52 +02:00
|
|
|
|
2013-01-25 12:28:06 +01:00
|
|
|
This program and the accompanying materials
|
|
|
|
are licensed and made available under the terms and conditions of the BSD License
|
|
|
|
which accompanies this distribution. The full text of the license may be found at
|
|
|
|
http://opensource.org/licenses/bsd-license.php
|
|
|
|
|
|
|
|
THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
|
|
|
WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
|
|
|
|
|
|
|
**/
|
|
|
|
#include <Base.h>
|
|
|
|
#include <Library/ArmLib.h>
|
2015-11-09 14:27:36 +01:00
|
|
|
#include <Library/DebugLib.h>
|
2013-01-25 12:28:06 +01:00
|
|
|
#include <Library/PcdLib.h>
|
|
|
|
|
|
|
|
VOID
|
|
|
|
CacheRangeOperation (
|
|
|
|
IN VOID *Start,
|
|
|
|
IN UINTN Length,
|
|
|
|
IN LINE_OPERATION LineOperation
|
|
|
|
)
|
|
|
|
{
|
|
|
|
UINTN ArmCacheLineLength = ArmDataCacheLineLength();
|
|
|
|
UINTN ArmCacheLineAlignmentMask = ArmCacheLineLength - 1;
|
2014-08-19 15:29:52 +02:00
|
|
|
|
2015-04-14 13:54:40 +02:00
|
|
|
// Align address (rounding down)
|
|
|
|
UINTN AlignedAddress = (UINTN)Start - ((UINTN)Start & ArmCacheLineAlignmentMask);
|
|
|
|
UINTN EndAddress = (UINTN)Start + Length;
|
2013-01-25 12:28:06 +01:00
|
|
|
|
2015-04-14 13:54:40 +02:00
|
|
|
// Perform the line operation on an address in each cache line
|
|
|
|
while (AlignedAddress < EndAddress) {
|
|
|
|
LineOperation(AlignedAddress);
|
|
|
|
AlignedAddress += ArmCacheLineLength;
|
2013-01-25 12:28:06 +01:00
|
|
|
}
|
2015-11-09 14:27:15 +01:00
|
|
|
ArmDataSynchronizationBarrier ();
|
2013-01-25 12:28:06 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
VOID
|
|
|
|
EFIAPI
|
|
|
|
InvalidateInstructionCache (
|
|
|
|
VOID
|
|
|
|
)
|
|
|
|
{
|
2015-12-01 19:39:29 +01:00
|
|
|
ASSERT (FALSE);
|
2013-01-25 12:28:06 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
VOID
|
|
|
|
EFIAPI
|
|
|
|
InvalidateDataCache (
|
|
|
|
VOID
|
|
|
|
)
|
|
|
|
{
|
2015-11-09 14:27:36 +01:00
|
|
|
ASSERT (FALSE);
|
2013-01-25 12:28:06 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
VOID *
|
|
|
|
EFIAPI
|
|
|
|
InvalidateInstructionCacheRange (
|
|
|
|
IN VOID *Address,
|
|
|
|
IN UINTN Length
|
|
|
|
)
|
|
|
|
{
|
2015-12-08 16:58:53 +01:00
|
|
|
CacheRangeOperation (Address, Length, ArmCleanDataCacheEntryToPoUByMVA);
|
2013-01-25 12:28:06 +01:00
|
|
|
ArmInvalidateInstructionCache ();
|
|
|
|
return Address;
|
|
|
|
}
|
|
|
|
|
|
|
|
VOID
|
|
|
|
EFIAPI
|
|
|
|
WriteBackInvalidateDataCache (
|
|
|
|
VOID
|
|
|
|
)
|
|
|
|
{
|
2015-11-09 14:27:36 +01:00
|
|
|
ASSERT (FALSE);
|
2013-01-25 12:28:06 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
VOID *
|
|
|
|
EFIAPI
|
|
|
|
WriteBackInvalidateDataCacheRange (
|
|
|
|
IN VOID *Address,
|
|
|
|
IN UINTN Length
|
|
|
|
)
|
|
|
|
{
|
2015-04-14 13:54:40 +02:00
|
|
|
CacheRangeOperation(Address, Length, ArmCleanInvalidateDataCacheEntryByMVA);
|
2013-01-25 12:28:06 +01:00
|
|
|
return Address;
|
|
|
|
}
|
|
|
|
|
|
|
|
VOID
|
|
|
|
EFIAPI
|
|
|
|
WriteBackDataCache (
|
|
|
|
VOID
|
|
|
|
)
|
|
|
|
{
|
2015-11-09 14:27:36 +01:00
|
|
|
ASSERT (FALSE);
|
2013-01-25 12:28:06 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
VOID *
|
|
|
|
EFIAPI
|
|
|
|
WriteBackDataCacheRange (
|
|
|
|
IN VOID *Address,
|
|
|
|
IN UINTN Length
|
|
|
|
)
|
|
|
|
{
|
2015-04-14 13:54:40 +02:00
|
|
|
CacheRangeOperation(Address, Length, ArmCleanDataCacheEntryByMVA);
|
2013-01-25 12:28:06 +01:00
|
|
|
return Address;
|
|
|
|
}
|
|
|
|
|
|
|
|
VOID *
|
|
|
|
EFIAPI
|
|
|
|
InvalidateDataCacheRange (
|
|
|
|
IN VOID *Address,
|
|
|
|
IN UINTN Length
|
|
|
|
)
|
|
|
|
{
|
2015-04-14 13:54:40 +02:00
|
|
|
CacheRangeOperation(Address, Length, ArmInvalidateDataCacheEntryByMVA);
|
2013-01-25 12:28:06 +01:00
|
|
|
return Address;
|
|
|
|
}
|